Abstract
Fault-tolerant quantum computation typically relies on a fixed set of logical primitives, while realizing other desired operations can require substantial resources. We introduce irrep surface codes (ISCs), two-dimensional topological quantum error-correcting codes engineered to transversally implement a prescribed set of logical gates. The engineered gates only need to satisfy two conditions: (i) they generate a finite group, which, up to global phases, is forced by the Eastin-Knill theorem, and (ii) they are irreducible, meaning that any operator commuting with the set of gates must be proportional to the identity. This accommodates arbitrary finite groups of diagonal gates and arbitrary reversible classical gates, since each can be embedded into a larger irreducible finite group of gates. It also enables logical gates outside every finite level of the Clifford hierarchy. To incorporate these operations into surface-code computations, we further develop lattice-surgery protocols to transfer the encoded information between surface codes and ISCs obeying either of two sufficient conditions. Together, these results establish a systematic method for tailoring topological codes to desired logical operations and integrating them into conventional computations.
Keywords
Subject
Publication details
- Journal
- Not available
- Open access
- Green open access
Cite this article
APA 7
Li, Y., Song, Z., Mattei, V., Manjunath, N., Tiwari, A., & Ellison, T. D. (2026). Engineering logical gates with irrep surface codes. https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes
MLA 9
Li, Yabo, et al. "Engineering logical gates with irrep surface codes." https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes.
Chicago (author–date)
Li, Yabo, Zijian Song, Vieri Mattei, Naren Manjunath, Apoorv Tiwari, and Tyler D. Ellison. 2026. "Engineering logical gates with irrep surface codes." https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes.
Harvard
Li, Y., Song, Z., Mattei, V., Manjunath, N., Tiwari, A. and Ellison, T. D. (2026) 'Engineering logical gates with irrep surface codes', Available at: https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes.
Vancouver
Li Y, Song Z, Mattei V, Manjunath N, Tiwari A, Ellison TD. Engineering logical gates with irrep surface codes. https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes
IEEE
Y. Li, Z. Song, V. Mattei, N. Manjunath, A. Tiwari, and T. D. Ellison, "Engineering logical gates with irrep surface codes," https://omanscience.com/en/articles/engineering-logical-gates-with-irrep-surface-codes.